


REV.	ZONE	ECO#	REVISION	APPD	DATE
A		R1644	PRODUCTION RELEASE		
A		R1859	RECORD CHANGE MT 11-28-89		

NOTE:

MANUFACTURERS RECEIVING APPLE APPROVED VENDOR STATUS FOR THEIR PRODUCT UNDER THIS PART NUMBER PLEASE NOTE: You must not change your part design, materials or manufacturing process from those used for the original samples submitted to and approved by Apple without written approval of Apple. Proposed changes determined by Apple to be significant, will require the manufacturer to submit new samples and/or data for review and approval prior to product shipments to Apple.


DRAWING NUMBER
343S0042-A

SHEET
1/13

 <p>DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS IN BRACKETS [] ARE IN INCHES.</p> <p>TOLERANCES</p> <p>XX ± .3 [.01]</p> <p>XX ± .13 [.005]</p> <p>XXX ± .03 [.001]</p> <p>ANGLES ± .1 or as noted</p> <p>DO NOT SCALE DRAWING</p>	METRIC				 Apple Computer, Inc.	
	DRAFT		DESIGN CK		<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>(i) TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>(ii) NOT TO REPRODUCE OR COPY IT</p> <p>(iii) NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p>	
	M.T.	///		///		
	ENG APPD	///	MPG APPD	///		
	QA APPD	///	DESIGNER	///		
	RELEASE	///	SCALE	NONE	<p>TITLE</p> <p>IC, SERIAL CLK, 256 BYTE RAM, 20-PIN, PLCC</p>	
MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	A	DRAWING NUMBER		343S0042-A
				SHT	1 / 13	

1.0 SCOPE:

This specifies the parametric requirements of the Real Time Clock with 256 byte RAM in the 20-pin PLCC package.



N.C. = No connection

FIGURE 1. PIN DESCRIPTION

TABLE 1. PIN DESCRIPTION

PIN	NAME	FUNCTION
2	CKO	1 Hz square wave open drain output
3	XTAL1	Crystal oscillator inverter input
9	XTAL2	Crystal oscillator inverter output
10	Vss	Ground
12	/CE	Chip enable input (low level active)
13	I/O	Bidirectional input and open drain data output
19	SCK	Serial data clock input
20	VDD	+5V supply voltage
1, 4-8, 11, 14-18	N.C.	No Connect



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 2

OF

13




FIGURE 2. BLOCK DIAGRAM



Apple Computer, Inc.

SIZE	DRAWING NUMBER		
A	343S0042-A		
SCALE	NONE	SHT 3	OF 13




FIGURE 3. DIMENSIONS



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 4

OF

13

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.20	4.57	0.165	0.200
A ₁	2.29	3.04	0.090	0.130
D	9.78	10.03	0.385	0.395
D ₁	8.89	9.04	0.350	0.356
D ₂	7.37	8.38	0.290	0.330
D ₃	5.08 BSC.		0.200 BSC.	
E	9.78	10.03	0.385	0.395
E ₁	8.89	9.04	0.350	0.358
E ₂	7.37	8.38	0.290	0.330
E ₃	5.08 BSC.		0.800 BSC.	
F	1.07	1.22	0.042	0.048
G	0.66	0.81	0.026	0.032
H	0.33	0.53	0.013	0.021
J	0.64	1.14	0.025	0.045

NOTES:

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ANSI Y14.5M-1982.
2. DATUM PLANE -H- LOCATED AT TOP OF MOLD PARTING LINE AND COINCIDENT WITH TOP OF LEAD, WHERE LEAD EXITS PLASTIC BODY.
3. DATUMS D-E AND F-G TO BE DETERMINED WHERE CENTER LEADS EXIT PLASTIC BODY AT DATUM PLANE -H-.
4. TO BE DETERMINED AT SEATING PLANE -C-.
5. TRANSITION IS OPTIONAL.
6. PLASTIC BODY DETAILS BETWEEN LEADS ARE OPTIONAL.
7. DIMENSIONS D₁ AND E₁ DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .254[.010].
8. DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN ONE OF THE ZONES INDICATED.
9. LOCATION TO DATUMS -A- AND -B- TO BE DETERMINED AT PLANE -H-.
10. EXACT SHAPE OF THIS FEATURE IS OPTIONAL.
11. THESE TWO DIMENSIONS DETERMINE MAXIMUM ANGLE OF THE LEAD FOR CERTAIN SOCKET APPLICATIONS. IF UNIT IS INTENDED TO BE SOCKETED, IT IS ADVISABLE TO REVIEW THESE DIMENSIONS WITH THE SOCKET SUPPLIER.
12. CONTROLLING DIMENSION: INCH.

FIGURE 3. DIMENSIONS (CONT)



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 5

OF

13

2.0 APPLICABLE DOCUMENTS:


EIA-RS-186 Standard test methods for passive components.
MIL-STD-883 Test Methods and Procedures for Microelectronics.

3.0 REQUIREMENTS:

3.1 PHYSICAL:

3.1.1 **MARKINGS:** Manufacturer's name or industry recognized logo, manufacturer's or Apple part number, and date code.

Example:



3.1.2 **SOLDERABILITY:** Leads must meet the soldering requirements of EIA-RS-186-9.

3.1.3 **PACKAGE:** Void free plastic 20-pin PLCC. Dimensions per Figure 3. Pin configuration per Figure 1. Pin description per Table 1.

3.2 ELECTRICAL:

3.2.1 **ELECTROSTATIC DISCHARGE SENSITIVITY:** The minimum electrostatic discharge voltage per pin is ± 2000 volts as specified in MIL-STD-883C, method 3015.3 (i.e. $C = 100$ pF, $R = 1.5K\Omega$).

3.2.2 **LATCH-UP TEST:** The minimum latch-up current for all pins except ground is 50mA in both positive and negative directions. This applies to full temperature and power supply ranges.

3.2.3 **ABSOLUTE MAXIMUM RATINGS:** Per Table 2.

3.2.4 **STATIC PARAMETERS:** Per Table 3.

3.2.5 **DYNAMIC PARAMETERS:** Per Table 4.

3.3 ENVIRONMENTAL:

3.3.1 **RESISTANCE TO SOLDERING HEAT:** 260°C for 10 sec in molten solder after 218°C for 30 sec in vapor phase, 60/40 solder and 260°C for 10 sec in molten solder after 240°C for 30 sec in I.R., 60/40 solder. Rate of temperature rise is 3°C/sec to within 100°C of the final temperature.

3.3.2 **CLEANING:** Parts must be washable in standard flux removal solvent and must not trap any cleaning liquids.

4.0 **QUALITY ASSURANCE PROVISIONS:** Parts shall be inspected to assure compliance to the requirements of this document.

5.0 **PACKAGING:** Parts shall be packaged according to requirements specified in purchase order for safe delivery at Apple or Apple designated contractor. If Tape & Reel is specified, then the packaging must conform with Apple spec. 062-0360 (Tape & Reel for SMD Components).

TABLE 2. ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to VSS	-0.5 to +8V
Operating temperature, ambient	0 to +75°C
Storage temperature	-35 to +125°C



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 6

OF

13

TABLE 3. DC ELECTRICAL CHARACTERISTICS

PARAMETER	DESCRIPTION	MIN	MAX	UNITS	NOTES
VDD	Supply voltage	4.0	5.25	V	1
VDS	Standby voltage	2.0	—	V	1
IDD	Supply current	—	500	μ A	2
IDS	Standby current	—	15	μ A	3
IIL	Input leakage	—	± 10	μ A	4
VIH	Logic 1 input	2.0	—	V	9
VIL	Logic 0 input	—	0.8	V	9
IOH	Output high leakage	—	10	μ A	5
VOL	Logic 0 output	—	0.4	V	6, 7, 9
OSC0	XTAL2 sink current	14.0	50.0	μ A	10
OSC1	XTAL2 source current	14.0	50.0	μ A	11
ILAT	Latch-up current	—	± 25	mA	8
VOSC	Supply voltage for oscillator start-up	4.0	5.25	V	

Notes:

1. All voltages referenced to VSS.
2. At VDD = 5.25V, XTAL1 = 32.768 kHz, /CE, and I/O all within 0.5V of VSS or VDD, SCK toggling at 800 kHz with a rise (fall) time < 100ns.
3. At VDD = 3.5V, XTAL1 = 32.768 kHz, /CE, SCK, and I/O all within 0.2 volts of VSS.
4. At VDD = 5.25V, inputs = 0 to 5.25V.
5. At VDD = 5.25V, I/O in output mode, CKO and I/O = 5.25V.
6. VOL measured at 1.6 mA sink current.
7. CKO and I/O are open drain outputs which require external pullups.
8. Inputs and outputs must not exceed the range VSS-0.5V to VDD + 0.5V. Outside this range they must source or sink at least 1mA without causing SCR latch-up.
9. At VDD from 4.0V to 5.25V.
10. Temperature = 25°C, VDD = 4.0V, XTAL2 = 2.0V, XTAL1 = 4.0V.
11. Temperature = 25°C, VDD = 4.0V, XTAL2 = 2.0V, XTAL1 = 0.0V.

TABLE 4. AC ELECTRICAL CHARACTERISTICS

PARAMETER	DESCRIPTION	MIN	MAX	UNITS	NOTES
cp	Pin capacitance	—	12	pf	setup hold access
fx	Crystal frequency	28	37	kHz	
tcs	/CE, FE to SCK, RE	1.0	—	μ S	
tds	I/O valid to SCK, RE	0.5	—	μ S	
tdh	SCK, RE to I/O invalid	0.5	—	μ S	
tda	SCK, FE to I/O valid	—	0.5	μ S	
tsc	SCK, RE to /CE, RE	1.0	—	μ S	
tod	/CE, RE to I/O open	—	1.0	μ S	
tcwl	SCK low	0.5	—	μ S	
tcwh	SCK high	0.5	—	μ S	
tceh	/CE high	1.0	—	μ S	reset
trej	SCK noise reject window	8.0	160	ns	

FE = falling edge (high to low transition)

RE = rising edge (low to high transition)

Refer to Figures 4, 5, 6 and 7.



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 7

OF

13




FIGURE 6. EXTENDED READ TIMING




FIGURE 7. EXTENDED WRITE TIMING



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 9

OF

13

6.0 SUPPLEMENTARY INFORMATION: The following is not to be used for acceptance nor rejection of the part herein.

6.1 FEATURES

- * Real Time Clock; a 32 bit seconds counter
- * 32.768 kHz crystal oscillator for the real time clock
- * 256 bytes of RAM for standby scratchpad storage.
- * independent data clock input (shift strobe) for serial port
- * VDD operating range of 4.0 to 5.25 volts
- * VDD standby voltage of 2.0 volts
- * IDD standby < 15 μ A
- * No minimum frequency for data clock input

6.2 GENERAL DESCRIPTION

This device contains a 256 byte RAM plus a real time clock addressed as 4 additional bytes. The device will continue to keep track of time, and retain data, down to a standby voltage of 2.0 volts. The device communicates with a microprocessor via a simple bidirectional serial port. The commands are to read or write the byte registers containing the RAM and clock. A 32.768 kHz crystal provides a frequency base for the real time clock. Only 3 lines are required for serial processor communication. These are /CE (chip enable), I/O (input- output), and SCK (I/O data valid clock). SCK rejects noise at the switching point for 8 ns minimum.

6.3 TECHNICAL DESCRIPTION

6.3.1 OVERVIEW

The device is selected by /CE which is kept low throughout the operation. Commands and data are sent serially through the I/O pin. Input to the device must meet specified set-up and hold times relative to the rising edge of SCK. Data output from the device changes after the falling edge of SCK. There are four possible operations: standard read, standard write, extended read and extended write. All operations begin with the input of a command byte to the device. This determines whether the operation is a read or write and whether it is standard or extended. If it is an extended read or write, an extended memory address byte is input to the device. Then for all operations a byte is input to the device for writes or output from the device for reads. Figures 4, 5, 6 and 7 show waveforms for the possible operations.

6.3.2 CHIP ENABLE FUNCTION

When /CE is brought high the device is not selected and the I/O pin is in the high impedance condition. When /CE is brought low the device expects to receive a command byte. This command byte may be followed by the input of an extended memory address byte. Then a data byte is written into or read out of a register within the device. If /CE is brought high before the complete command and data transfer into the device has taken place, the operation will be aborted and no data will be written to the register. (Clock register counting is independent of /CE).

6.3.3 COMMAND BYTE

The command byte defines the data direction (read or write) and selects the register to be accessed or defines the extended memory sector number. The encoding of the command byte is shown in Figure 1. Addresses that are not listed are not used. The data will be unspecified if unlisted addresses are read and no registers will be disturbed if unlisted addresses are written. Do not use unlisted addresses as they may be used in future versions. Commands are identical to those used in SERIAL CLOCK AND RAM CHIP (343-0040) except (1) the extended memory designator command has been added and can be used on this device only, (2) the code for write-protect bit address (bit1, bit0) was 01 in the 343-0040 clock but now are don't care. Address the write-protect bit only with the code 00110101 to be software compatible with 343-0040.



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 10

OF

13

	Code Bit							Function or Register
7	6	5	4	3	2	1	0	
R/W*	0	0	x	0	0	0	1	Seconds reg. address (least significant byte)
R/W*	0	0	x	0	1	0	1	Seconds reg. address
R/W*	0	0	x	1	0	0	1	Seconds reg. address
R/W*	0	0	x	1	1	0	1	Seconds reg. address (most significant byte)
0	0	1	1	0	0	0	1	Test bit address
0	0	1	1	0	1	x	x	Write-protect bit address
R/W*	0	1	0	a	a	0	1	4 RAM addresses
R/W*	1	a	a	a	a	0	1	16 RAM addresses
R/W*	0	1	1	1	a	a	a	Extended memory designator and sector number.

FIGURE 8. COMMAND BYTE CODES (x Indicates don't care)

6.3.4 EXTENDED MEMORY ADDRESS BYTE

If the command byte designates an extended memory operation, the next byte will be input and contain 5 bits of X-address. The RAM is structured as 8 sectors (Y-decode) of 32 bytes (x-decode).

	Code Bit							Function or Register
7	6	5	4	3	2	1	0	
x	a	a	a	a	a	x	x	RAM X-address

Extended Memory Address Code (x indicates don't care)

FIGURE 9

Twenty bytes can be addressed directly or via extended memory addressing. They map into the RAM in sector 0 using the same X-address decoder as the extended memory operation where code bits 2-6 of the extended memory address byte.

6.3.5 DATA TRANSFER

The next byte of data following the command byte (or extended memory address byte) will be either input to or output from the addressed register. In the input mode the register will be updated when a complete byte has been received. The internal format of the registers is shown in Figure 10.

	Register Format							Register Name
7	6	5	4	3	2	1	0	
MS8							LS8	Seconds byte
tst	*	*	*	*	*	*	*	Test bit
wp	*	*	*	*	*	*	*	Write-protect bit
			N.A.					RAM byte

Clock and Control Register Format
(Bits marked * do not physically exist)

FIGURE 10



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 11

OF

13

6.3.6 REGISTERS

6.3.6.1 SECONDS REGISTERS

The clock consists of a 32 bit counter that increments once per second following the rising edge of CKO. The clock is accessible as four registers of 8 bits each. Writing one clock register may cause the next most significant register to increment spuriously, so the clock should be written least significant byte to most significant byte. There is a small probability that the time will be set incorrectly if a register counts from 255 to 0 while the next most significant byte is being written. Therefore the clock should be read for verification. In addition, the clock may increment during a read operation resulting in the incorrect time. Reads should be done until two successive times (all 4 bytes) are identical.

6.3.6.2 RAM REGISTERS

The RAM is structured as 8 blocks (sectors) each having 32 rows and 8 columns. The sector number (Y-decode) connects the proper block to the internal data bus for data transfers to the 8 columns. The sector number is contained in the extended memory command otherwise it is 0. The code bits 2-6 of the command byte or the extended memory address byte are used to decode the row (X-decoder).

6.3.6.3 WRITE PROTECT REGISTER

The write-protect register is only 1 bit wide. When true is prevents writing into any register except the write-protect bit register. The write-protect bit will be set by writing a 1101010x (D5 or D4) data pattern and will be reset by writing a 0101010x (55 or 54) data pattern. The 8th data bit is a don't care because the actual write to the register takes place when SCK is low just before the 8th data bit is clocked in. (Note that in the 20-byte clock chip the data patterns were D5 to set write-protect and 55 to clear write-protect with the actual write occurring as the 8th data bit is clocked in.) Use only D5 to set and 55 to reset the write-protect bit in order to be software compatible with 343-0040.

6.3.6.4 TEST BIT REGISTER

The test bit register is only 1 bit wide. It is used for production testing only and must always be set to zero for the clock counters to function as specified. A zero should be written to this register during device initialization. The write-protect bit must be cleared before the test register can be written. The write-protect bit must be cleared before the test register can be written. The test bit is set by writing a data pattern with bit7 = 1 and reset by writing a data pattern with bit7 = 0. The other bits are don't care. When the test bit is set, the one-second counter is reset and the seconds counter increments after the rising edge of XTAL1 instead of CKO.

6.3.7 INPUT-OUTPUT

Data is transferred serially in 8 bit (1 byte) groups with the most significant bit (bit7) first, and the least significant bit (bit0) last, for both input and output. In the input mode, the I/O pin is held in a high impedance condition, and data on the I/O pin is sampled on the rising edge of SCK. In the output mode the I/O pin is driven by the device, with data changing on the falling edge of SCK. The first 8 bits transferred to the device after the falling edge of /CE define the command byte. They may be followed by an extended memory address byte. The next 8 bits are the data byte.

The device is in the input mode during the command byte and the optional extended memory address byte, and then will either change to output mode or stay in the input mode depending on the command byte. The I/O pin remains in the high impedance condition until after the falling edge of SCK which follows the eighth rising edge of SCK which clocks in the last bit of the command byte or until after the falling edge of SCK which clocks in the last bit of the command



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 12

OF

13

byte or until after the falling edge of SCK which follows the 16th rising edge of SCK which clocks in the last bit of the extended memory address byte. Any additional SCK cycles following the data byte (first 16 or 24 with extended memory) will be ignored in input mode and generate unspecified data in output mode.

6.4 OSCILLATOR FUNCTION

The oscillator requires only a crystal and 2 external capacitors to oscillate. Pins 3 and 9 connect to an external 32.768 kHz tuning fork crystal and 2 tank capacitors. The active component of the oscillator is an inverter whose input is pin 3 and output is pin 9. The inverter is biased into its active region by an internal feedback resistor. The feedback resistor will be in the range of 5-15 megohm measured with VDD = 4.0 V at 25°C. The inverter's gain, output impedance, and phase shift shall be such that the inverter will oscillate with a Daiwa Crystal Corporation DT-38 crystal or equivalent with 10 pf to ground at pin 3 and 30 pf to ground at pin 9 with VDD = 4.0 volts minimum.

6.4.1 APPLICATION NOTE




FIGURE 11. CLOCK CONNECTIONS IN MAC

NOTE:

1 sec and I/O pins need external pull-ups or pull-ups located as part of the input pins of the 6522.



Apple Computer, Inc.

SIZE

A

DRAWING NUMBER

343S0042-A

SCALE

NONE

SHT 13

OF

13